Regviz

Espressif Systems /ESP32-S2 /SENS /SAR_COCPU_INT_ST

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SAR_COCPU_INT_ST

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/SENS/SAR_COCPU_INT_ST#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (COCPU_TOUCH_DONE_INT_ST)COCPU_TOUCH_DONE_INT_ST 0 (COCPU_TOUCH_INACTIVE_INT_ST)COCPU_TOUCH_INACTIVE_INT_ST 0 (COCPU_TOUCH_ACTIVE_INT_ST)COCPU_TOUCH_ACTIVE_INT_ST 0 (COCPU_SARADC1_INT_ST)COCPU_SARADC1_INT_ST 0 (COCPU_SARADC2_INT_ST)COCPU_SARADC2_INT_ST 0 (COCPU_TSENS_INT_ST)COCPU_TSENS_INT_ST 0 (COCPU_START_INT_ST)COCPU_START_INT_ST 0 (COCPU_SW_INT_ST)COCPU_SW_INT_ST 0 (COCPU_SWD_INT_ST)COCPU_SWD_INT_ST

Description

Interrupt status bit of ULP-RISCV

Fields

COCPU_TOUCH_DONE_INT_ST

TOUCH_DONE_INT interrupt status bit
COCPU_TOUCH_INACTIVE_INT_ST

TOUCH_INACTIVE_INT interrupt status bit
COCPU_TOUCH_ACTIVE_INT_ST

TOUCH_ACTIVE_INT interrupt status bit
COCPU_SARADC1_INT_ST

SARADC1_DONE_INT interrupt status bit
COCPU_SARADC2_INT_ST

SARADC2_DONE_INT interrupt status bit
COCPU_TSENS_INT_ST

TSENS_DONE_INT interrupt status bit
COCPU_START_INT_ST

RISCV_START_INT interrupt status bit
COCPU_SW_INT_ST

SW_INT interrupt status bit
COCPU_SWD_INT_ST

SWD_INT interrupt status bit

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data